A High Speed, Optimized Multiplier Architecture for a DF-ECC Processor

Nagaraja Shylashree
Asst. Prof at RNSIT, Research Scholar
Dept.of ECE, VTU, PESCE, Mandya
Karnataka, India
shylashashi@gmail.com

Venugopalachar Sridhar
Department of E & C Engineering.
VTU, PESCE, Mandya
Karnataka, India
venusridhar@yahoo.com

Abstract — This paper presents a high-speed optimized multiplier architecture for a dual-field (DF) processor for elliptic curve cryptography (ECC). This processor can support the required operations in both Galois prime field GF(p) and binary field GF(2^m). The performance of the processor is enhanced by the judicious selection of proper type of coordinates in the arithmetic unit. The arithmetic unit is designed to provide dual-field multiplication and addition. The FPGA synthesis results show that the proposed dual-field ECC processor with Karatsuba method can reach a speed up to 124 MHz, consumes a power of 1091mW and occupies 3066 slices.

Keywords - DF, DF- ECC, ECC, AES, GF, LFSR, M1, M2, FA, FPGA

I. INTRODUCTION

Cryptography is the study of techniques for secure transmission of data through wired or wireless networks [15]. Cryptography is classified into two types: Symmetric cryptosystems and Asymmetric cryptosystems. In case of symmetric cryptosystems like DES, AES, etc., the sender and the receiver use a common (symmetric) key, whereas asymmetric cryptosystems like RSA, ELGAMAL, etc., use two different keys.

Elliptic curve cryptography (ECC) was proposed by Koblitz and Miller in 1985 [1],[2]. ECC is one of the public key cryptosystems. ECC based algorithms use smaller key sizes compared to other non-ECC based algorithms for the same security level.

The dual field ECC processor design proposed here, supports both the prime GF(p) and binary extension field GF(2^m). It combines a bus optimized Montgomery multiplier and on the fly redundant binary converter. The proposed processor supports all the existing public and private key encryption standards like CRT, RSA and DSA [4]. The framework for a high-throughput, cost-effective, scalable and flexible architecture ECC processor is proposed. The processor uses a two-phase scheduling for optimization of ECC over GF(p) and GF(2^m) fields. The scalable architecture supports arbitrary elliptic curves and arbitrary finite fields [5]. Montgomery multiplier architecture is operable in both prime GF(p) and binary extension fields GF(2^m) for arbitrary prime numbers and irreducible polynomials. A flexible and scalable architecture for large operator sizes has been described in [6], [7]. A processor with a high throughput with reduced power consumption has been designed [8]. High speed modular multiplication [9], [16] has been achieved where parallel implementation has been exploited using serial digit multipliers based on existing mathematical algorithms. In [17] the combinations of various algorithmic techniques and their outcome on speedup, throughput and area aspects have been discussed. Various ECC processor architectures with enhanced features have been proposed in [18]–[22]. A theoretical model to approximate the delay of elliptic curve scalar multiplier architecture (ECSMA) that performs point addition and doubling in a pipelined data path of the ECSMA for GF(2^{163}) is discussed [26]. A new high-speed point multiplier for elliptic curve cryptography on FPGA for different NIST recommended binary fields are proposed in [27] & [28].

The goal of this work is to develop a Dual Field High speed processor using hybrid techniques to achieve the best area-speed tradeoff. Here two types of multipliers are implemented and the processor uses the faster one between them depending on the context.

II. BACKGROUND

In the Specifications for public key cryptography mentioned by IEEE 1363 standard [3] and recommended by NIST [11], the standard elliptic curve over GF(2^m) is given by, y^2+xy = x^3+ax^2+b, where x, y ∈ GF(2^m), and b ≠ 0. Similarly the standard elliptic curve over GF(p) is given by y^2=x^3+ax^2+b, where x, y ∈ GF(p) and 4a^3+27b^2 ≠ 0 (mod p).

Point Multiplication (PM) is the process of getting kP where P is a point on the given elliptic curve and k is a scalar. KP is obtained as, kP = P+P+...+P, i.e addition pf P (k-1) times. PM is the most time consuming operation which involves finite field inversion operations while using affine coordinates. In order to reduce the number of inversions, projective coordinates are used in this work. In this design, we use Lopez’s dahab Mixed coordinates, i.e., one point is affine and the other point is projective for point addition and pure projective coordinates for point doubling over GF(2^m). For GF(p), Jacobian’s Mixed coordinates for point addition and pure projective coordinates for point doubling are used [12].
A. Montgomery Ladder algorithm

We have adopted Montgomery Ladder algorithm, as it is suitable for our dual-field ECC processor. It is described in Algorithm 1. Scalar multiplication factor ‘k’ is generated using a pseudo random number generator in order to improve the security. Algorithm 1 is compatible for both GF(p) and GF(2^m).

Algorithm 1: Montgomery algorithm
Input: k = (k_{n-1}, k_{n-2}, ..., k_1, k_0), P
Output = [k] P;
R_0 = 0; R_i = P;
For i = n-1 down to 0
Do
b = k_i; R_{i-b} = R_{i-b} + R_b;
R_b = 2R_b;
End for;
Return R_0

III. PROPOSED UNIFIED ARCHITECTURE

The Proposed unified architecture is shown in Fig.1. It consists of two major blocks, dual-field ECC processor block and application block respectively.

The dual-field ECC processor block supports the following functions: generation of random numbers using linear feedback shift register (LFSR). Point addition, point doubling, point scalar multiplication, Montgomery pre and post processing, modular exponentiation and finite-field arithmetic operations. The LFSR is used to generate different scalar multiplier ‘k’ values which are stored in RAM locations. Based on the address value, the ‘k’ value is selected and this ‘k’ is used to get kP. The dual-field adder and multiplier are used to perform arithmetic operations over the prime field and the binary field. The Montgomery unit controls the modular multiplication, which generates the appropriate results which are then given to the inversion unit to compute affine points. These affine points are fed to the application block.

A. ECC Arithmetic unit

ECC arithmetic unit consists of controller, EC data selector, dual-field multiplier, dual-field adder and Montgomery unit. NIST recommended x and y (affine coordinates) points for 233 bits and 256 bits for both binary and prime field are converted in to X, Y and Z points (projective coordinates) by assuming Z=1 for both the fields. Along with X, Y, Z, the ‘a’ and ‘b’ elliptic curve parameters are the inputs to ECC arithmetic unit. Depending upon signal provided by the controller for ECC arithmetic unit, EC data selector selects particular field and decomposes the into a sequence of minor operations using dual-field multiplier and dual-field adder. The EC scalar point multiplication by the Montgomery unit is done by successive point doubling and point addition depending upon the scaling factor ‘k’. To obtain point addition, Lopez Dahab mixed co-ordinates is used over GF(2^m) and Jacobian mixed coordinates is used over GF(p). Similarly, for point doubling, Lopez-Dahab pure projective coordinates is used over GF(2^m) [10] and Jacobian pure projective coordinates is used over GF(p).

1) Dual Field Multiplier: is implemented using two methods as follows.

a) Method I (M1)- Hybrid Karatsuba multiplier:

The hybrid Karatsuba multiplier (combination of simple and general Karatsuba multiplier) divides a larger number into smaller numbers and the result is brought in to range by modulo reduction[12][7]. In this work Hybrid Karatsuba multiplier is used to calculate multiplication for 256/233 bits, the multiplier structure is shown in fig 2.
b) Method 2 (M2)-Proposed Shift and Add multiplier for GF(p):

The Black box view of Shift and Add multiplier is shown in Fig.3. Total Product length will be 512 bits. Initially, counter value is ‘0’ and the ready signal is ‘1’. To initialize the process, Ready and Start signals are kept at logic ‘1’. After initialization, counter value is set to 256 bits and Ready signal becomes ‘0’. The input Multiplicand [M] register and Multiplier [Q] register have equal length that is 256 bits. The product will be stored in [A_Q].

First, we examine the LSB of the multiplier [Q]. If it is ‘1’, we add multiplicand [M] register with product register [A]. The result is stored in ‘C’ (Carry out) and product register [A]. Now shift the product register [A_Q] data to the right by one bit using shift right operation. The result is stored in ‘C’ (Carry out) and product register [A_Q].

Again check the LSB of the multiplier register [Q], and if it is ‘0’, shift the [A_Q] register data to the right by one bit using shift right operation. Again the counter is decremented by ‘1’ and the cycle continues until the counter value becomes ‘0’ and then the ready signal becomes ‘1’.

The above technique is used for the binary field multiplication, except the carry propagation is ignored throughout.

c) Proposed Dual field (DF) Adder:

Dual field adder is constructed using FAs (Full adders) with a control signal is shown in Fig.5. If the control signal is held at ‘1’, the DF-adder acts as prime field adder else (control signal = ‘0’) the DF-adder acts as binary field adder. For the prime field, Mod p of the adder output is to be taken.
2) Montgomery Unit:

The Montgomery unit contains Montgomery controller and Montgomery Data selector. If the Montgomery controller signal is high, Montgomery Data Selector obtains the output value of the ECC data selector. Based on the curve over GF(p) or GF(2^m), the output value of the ECC data selector are either prime or binary field respectively. The output of Montgomery unit is given to the inversion unit to generate affine points. The two different points are used as the inputs to the Diffie Hellman key exchange, which will generate 2 symmetric keys per field. Keys generated from the prime field are represented as p1 and p2 and the corresponding binary field keys are represented as b3 and b4. These sets of 2 keys are fed to the 4:1 multiplexer. The output K of the multiplexer is one among the four keys based on the select (sel) inputs.

B. Proposed Inversion unit

Extended Euclidean Inverse algorithm (Algorithm 2) is compatible for both the fields. The ECC arithmetic unit provides the output in projective coordinates. The function of Inversion unit is to convert the output in the projective coordinates (X, Y, Z) to affine coordinates (x, y). For binary field (X/Z, Y/Z^2), Lopez Dahab coordinate system is used and for prime field (X/Z^2, Y/Z^3), Jacobian coordinate system is used.

In order to facilitate easy hardware implementation, the basic extended version of Euclidean algorithm is used. In order to remove integer division, the three GCD cases are considered shown by the first three ‘if’ clauses in the Algorithm 2. Based on the modulus to normalize the final result, the last two ‘if statement’s behave as correction steps. The evenness or oddness is verified very easily by examining the LSB in hardware.

Algorithm 2: Extended Euclidean Inverse algorithm

Input: a ∈ [1, p - 1] and p
Output: r ∈ [1, p - 1] and d, where r = a^{-1} (mod p) and n ≤ d ≤ 2n
u := p, v := a, r := 0, s := 1, d := 0
while (v > 0)
if (u is even) then
if (r is even) then
u := u/2, r := r/2, d := d + 1
else
u := u/2, r := pr^{-2}, d := d + 1
else if (v is even) then
if (s is even) then
v := v/2, s := s-2, d := d + 1
else
v := v/2, s := rp^{-2}, d := d + 1
else
x := u
if (x > 0) then
u := x, r := r - s
if (r = 0) then
r := r + p
else
v := -x, s := s - r
if (s = 0) then
s := s + p
if (r > p) then
r := r - p
if (r = 0) then
r := r + p
return r and d

IV. IMPLEMENTATION AND COMPARISONS

We have proposed ECC parallel architecture, of 233 bit and 256 bit DF- ECC processor on an XC5vlx110t-1ff1136 FPGA verification platform to evaluate area, speed and power throughputs. Total on-chip Power is calculated by using Xilinx X-Power analyzer, which consists of dynamic power and quiescent power.

A. Implementation of ECC processors

We have described the ECC parallel architecture of 233/256 bit DF-ECC processor on an XC5vlx110t-1ff1136 FPGA verification platform to evaluate area, speed and power throughputs. The synthesis results are shown in Table I. The experimental results indicate that the ECC processor using hybrid Karatsuba multiplier/XOR addition (Method 1 or M1) can run at 126.20MHz over GF(2^m) and 45.426MHz over GF(p), the same ECC processor using Shift and Add multiplier (Method 2 or M2) can run at 121.206 MHz over GF(2^m) and 44.356 MHz over GF(p).

From these results we can conclude that, dual-field data path has shortest critical path for the binary field and longer critical path for the prime field.

The simulation result is shown in Fig. 6. From the simulation diagram, signals pbarb, clk, wr_en, lrst, addr are the inputs and prime1, prime2, binary1, binary2 are the output signals. Here, prime1 and prime2 indicate prime field values. Similarly binary1 and binary2 indicate the binary field values. Based on the field chosen by the signal “pbarb”, processor will generate the affine points. When “pbarb” is ‘0’, it indicates prime field and when “pbarb” is ‘1’, it indicates binary field. The Table I shows that our dual-field ECC processor using multiplier M1, occupies 3,066 slices. It consumes 1091mW of power and it can run with a maximum frequency of 124.347MHZ. Also using M1, DF-ECC processor uses slice LUT’s as 3,816, number of BRAM is 28 and the total memory is 990KB, and the same DF-ECC processor using M2 multiplier, occupies 3,021 slices. It consumes 1087mW of power and it can run with a maximum frequency of 119.308MHZ. Also using M2, DF-ECC processor uses slice LUT’s as 3,815, number of BRAM is 28 and the total memory is 990KB.
In Table I two methods have been incorporated. Comparing the method 1 and method 2, Method 1 multiplier design is more efficient in terms of Speed, where as method 2 multiplier is marginally better in terms of area and power.

As an application, this DF-ECC processor generates two affine points which are used to generate two symmetric keys using Diffie Hellman key exchange algorithm. These keys are used for AES encryption and decryption.

Rijndael proposed AES algorithm in 2001 [14]. Depending upon the key size, it increases the number of rounds as 10, 12 and 14. In this work, the key size is taken as 256 bits and number of rounds used is 14. The encryption/decryption process starts with plain text/cipher text added with the key size.

The AES Encryption and Decryption is simulated using Xilinx 13.4 ISE simulator. From the simulation result pbarb, clk, rst, wr_en, nrst, start, reset, encrypt1, addr, sel and data_in are the input signals and p1, p2,k, prime1, prime2, b3, b4, binary1, binary2, data_out, w1(cipher text), data_ready and data_ready1 are the output signals.

Signal pbarb denotes the type of field, when pbarb=0 it indicates prime field and when pbarb=1 it indicates binary field. LFSR is used to generate scalar multiplication factor ‘k’ and it is stored in the RAM. ‘wr en’ signal is used to write or read the data in to the RAM by selecting 1 or 0. ‘nrst’ is the reset signal to the EC arithmetic unit. ‘start’ signal is to start the multiplication (shift & add process ). For encryption/decryption, start signal is kept ‘0’.

Based on the address ‘addr’ value, k value is multiplied with point ‘P’ on the curve. Signals prime1, prime2, binary1, binary2 are the outputs of DF- ECC processor is shown in Fig. 7.

In Table I two methods have been incorporated. Comparing the method 1 and method 2, Method 1 multiplier design is more efficient in terms of Speed, where as method 2 multiplier is marginally better in terms of area and power.

Signals p1, p2 and b3, b4 generate symmetric keys depending upon the field chosen, is the output of ECC Diffie Hellman key exchange and signal ‘k’ is the output of multiplexer. Signal ‘k’ serves as ‘key’ for AES Encryption/Decryption is shown in Fig. 8.

The ‘reset’ and ‘encrypt’ signals are used for AES encryption. Initially for encryption, select ‘reset’ as ‘0’ and encrypt’ as ‘1’. Then by making reset as ‘1’ we get the cipher text output in ‘w1’. Initially, for decryption ‘reset’ and ‘encrypt’ signal are kept as ‘0’. Then by making ‘reset1’ to ‘1’, we get the plaintext in data_out. On the arrival of cipher text, the ‘data ready’ signal is ‘1’ and for Plaintext, data_ready and data_ready1 signals go high and otherwise bot will be low.
Simulation result of AES encryption and decryption are shown Fig. 9 respectively, for binary field. The same procedure can be applied to the prime field.

Table II shows the number of slices occupied, the power consumed and the maximum operating frequency used by the DF-ECC processor, using multiplier M1 for AES application.

The inversion algorithm used in this work occupies lesser area and memory usage, gives high speed and lower dynamic power consumption. The result of algorithm2 is shown in Table IV. Result of Algorithm2 is compared with the existing Algorithm [19], considering bit length as 233 bits. The comparison results are shown in Table IV.
VI. CONCLUSION

We have proposed a new architecture for DF-ECC processor and its design methodology. Our DF-ECC processor supports EC operations involving Point coordinate conversions, point addition, point doubling and point multiplication, with NIST recommended Elliptic curves [3] for both binary and prime fields. By using Virtex 5 Xilinx FPGA device, ECC arithmetic unit design has been implemented with method1 / method2 multiplier. Finally projective points are converted back to affine points using proposed extended Euclidean inversion algorithm. In method1 multiplier design, with a prime field of 256 bits point scalar multiplication with coordinate conversion operates at a maximum frequency of 45.426MHZ, 1089mW power and occupies 2582 slices. On the other hand in binary field, 233 bit scalar multiplication with coordinate conversion operates at a maximum frequency of 126.20MHZ, 1075mW power and occupies 2406 slices. Method2 multiplier design, with a prime field of 256 bits point scalar multiplication with coordinate conversion operates at a maximum frequency 45.426MHZ, 1089mW power and occupies 2406 slices. Method2 multiplier design, with a prime field of 256 bits point scalar multiplication with coordinate conversion operates at a maximum frequency 126.20MHZ, 1075mW power and occupies 2406 slices. The experimental results prove that our DF-ECC processor architecture using M1 or M2 provides comparable performance in terms area, time and power.

In future, ECC arithmetic unit performance can be enhanced by using faster multipliers and adders. Also, using the efficient algorithms effectively for modular operations, the current pursuit can be extended to address varied design parameters like area, speed and power.

ACKNOWLEDGMENT

The author would like to thank RNS Institute of Technology for the constant support and Encouragement.

REFERENCES